




Abstract—This paper presents a comparative analysis between 
two distinct synchronizing circuits, which are usually applied as 
the core of control algorithms for single-phase power quality 
applications. One of these synchronizing circuits corresponds to a 
single-phase Phase-Locked Loop (PLL), implemented in α-β 
coordinates (β-PLL), whereas the other one corresponds to the 
Enhanced PLL (E-PLL). The major contribution of this paper is 
to present a single-phase PLL oriented to power quality 
applications, with a very simple structure, capable to be 
synchronized with the fundamental component of an input signal 
(voltage or current), even considering substantial disturbances, 
such as, frequency deviations, phase shifts, harmonic components 
and amplitude variations. Simulation and experimental results, 
involving these two synchronizing circuits submitted to three 
different test cases, are provided in order to compare their 
transient and steady-state performance. Moreover, it is also 
presented a comparison involving the processing speed and 
memory requirements of these synchronizing circuits in the DSP 
TMS320F28335. 
 
Index Terms—Phase-Locked Loop (PLL), -PLL, Enhanced 
PLL (E-PLL), Digital Signal Processor (DSP), Power Quality. 
I. INTRODUCTION 
YNCHRONIZING CIRCUITS are essential to grid 
connected power electronics equipments, namely on those 
related with power quality applications, where they can be 
applied to help identifying power quality events [1]-[5]. 
Basically, synchronizing circuits are applied in control 
algorithms of active power conditioners, such as active power 
filters [6][7], uninterruptable power supplies [8][9][10], 
dynamic voltage restorers [11], power factor correction 
converters [12][13], EV battery chargers [14][15], and grid 
interface of renewables [16][17][18]. These applications are, 
increasingly, considered in the context of micro-grids, where 
the harmonic propagation and the dynamic phase deviation 
occurs frequently [19][20][21]. Indeed, such issues 
compromise the accurate measurement of active and reactive 
power, reinforcing the necessity of using synchronizing 
circuits capable of identifying, correctly, the phase-angle of a 
specific harmonic component. In fact, the aforementioned 
active power conditioners comprise control algorithms that 
extract, in real time, the fundamental component of the ac-
mains voltage or current. Moreover, synchronizing circuits are 
able to identify, in real-time, undesirable components of the 
input signal. Unfortunately, frequency-domain mathematical 
 
 
tools, for example, the Discrete Fourier Transform (DFT), are 
unreliable whenever it is required to cope with frequency 
deviations or unknown harmonic components [22]. It is worth 
to mention that synchronizing circuits can also be applied in 
power quality measurement instruments, as described in [23], 
where they are designed to evaluate the fundamental 
frequency, in order to set a convenient sampling rate. 
Furthermore, synchronizing circuits are also a desirable 
alternative to spectral analysis algorithms, which are restricted 
to an observation window, ruled by the IEC 61000-4-30 
standard. In accordance to [23], spectral analysis algorithms 
do not allow an accurate evaluation of the fundamental 
frequency. 
Given the wide range of applications for synchronizing 
circuits, and being the Phase-Locked Loop (PLL) the most 
used synchronizing circuit, due to its adaptability to different 
conditions [24], this paper presents a relevant and 
comprehensive comparison between two PLL schemes: The 
Enhanced PLL (E-PLL) [22], [25]-[28], and the PLL 
implemented in -β coordinates (β-PLL) [29][30] modified 
to single-phase circuits. The β-PLL corresponds to a pPLL 
type and can be understood as a type of Synchronous 
Reference Frame-PLL (SRF-PLL) [31]-[32]. On the other 
hand, the E-PLL can be considered as a Quadrature Signal 
Generation-Based PLL (QSG-PLL) [33]. Both PLL circuits 
are derived from the classical structure of an analog PLL, i.e., 
constituted by a Phase Detector (PD), a Loop Filter (LF) and a 
Voltage Controlled Oscillator (VCO) [33]. This basic structure 
can be observed in Fig. 1. The E-PLL and the β-PLL share 
similar LF and VCO structures, being the PD method the 
distinctive feature. 
Essentially, single-phase synchronizing circuits have an 
undesirable behavior, which consists in the fact that their 
internal control signals present oscillatory components when 
occurs a disturbance in the input signal. These oscillatory 
components remain in the internal signals, while the new 
steady-state condition is not reached, resulting in an oscillating 
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Fig. 1.  Block diagram of an analog PLL (Phase-Locked Loop). 
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error in the output signal. It can occur even when the input 
signal is composed only by a fundamental component. This 
behavior may compromise the effectiveness of active power 
conditioners, if these single-phase synchronizing circuits are 
included in their control systems. An alternative solution to 
overcome such problem corresponds to the use of low-pass 
[34] or notch filters [35]. Nevertheless, this solution may 
compromise the transient response of the PLL and, 
furthermore, do not assure the entire elimination of the 
harmonic components. 
In this context, this paper presents a single-phase 
synchronizing PLL circuit, with a very simple structure, based 
on - coordinates. When compared with the conventional 
PLL circuits, as contribution to improve the state-of-the-art, 
the PLL based on - coordinates presents a faster response 
time and it is capable of avoiding the use of low-pass filters to 
overcome the problem of oscillatory components in the 
internal control signals, which is observed in QSG-PLLs when 
transients occur. The main contribution of this paper is a 
single-phase PLL oriented to power quality applications, 
presenting a very simple structure, which can be synchronized 
with the fundamental component of an input signal, even 
when the input signal has substantial disturbances (e.g., 
frequency deviations, phase-shifts, harmonic components and 
amplitude variations). A comparative analysis between the 
PLL based on - coordinates and the E-PLL is presented. 
As aforementioned in this section, according to [33], the 
single-phase PLLs are classified into 2 main different types: 
QSG-PLLs and pPLLs. Based on this classification, the 
E-PLL corresponds to a QSG-PLL type, whereas the β-PLL 
corresponds to a pPLL type. It is important to comment that 
there are other QSG-PLLs such as those based on the Second 
Order Generalized Integrators (SOGI-PLL) [36] or even those 
based on All-Pass Filters (APF-PLL) [37]. Due to this reason, 
the E-PLL and β-PLL were chosen to be compared based on 
different substantial disturbances, such as, frequency 
deviations, harmonic distortions, phase jumps and amplitude 
variations. In all of these test cases, the β-PLL presented a 
better transient response. Furthermore, it is possible to assure 
that the β-PLL presents lower computational burden, once 
the phase detection can be implemented through a 
Look-Up-Table (LUT), or similar approaches, where the 90º 
delay of the auxiliary signal is determined based on the 
average component of the internal angular frequency. This 
average component can be updated at half-cycle period of the 
fundamental frequency comprehended in the input signal. On 
the other hand, is also possible to conclude that the β-PLL 
requires more memory space to implement the auxiliary arrays 
to its phase detection method. These issues are exploited in 
this paper. All of the test cases were performed by simulation 
and experimental results. Moreover, each processing time is 
also presented, as well as the memory resources needed to 
implement each PLL circuit on the DSP TMS320F28335. This 
paper presents further development to the work presented in 
[5], where these PLLs were tested on a controller of a custom 
power device, and compensation characteristics were 
evaluated. 
II. OVERVIEW OF THE PLLS 
Each block shown in Fig. 1 has a distinct function. The PD 
(Phase Detector) block outputs a signal (ue(t)) that represents 
the phase difference between the input signal (ui(t)) and the 
PLL output signal (uo(t)). The LF (Loop Filter) block, for a 
given input (ue(t)), outputs a “correction” signal (uc(t)), which 
is used by the VCO (Voltage Controlled Oscillator) block that 
generates the PLL output. The tracked fundamental angular 
frequency (ωo(t)) of the input signal (ui(t)) is given by: 
(t)uω(t)ω ico  , (1) 
where ωc is a constant value that corresponds to a pre-
determined center angular frequency (usually the electrical 
grid angular frequency). 
A. The Single-Phase E-PLL 
The Enhanced PLL (E-PLL) synchronizing circuit [22], 
[25]-[28], can be described as a multiplier-based PLL [4]. The 
distinctive feature of this circuit is the incorporation of an 
amplitude control loop, which is included in the PD block, as 
it can be seen in Fig. 2. 
Having control circuits to determine amplitude, phase and 
frequency, this PLL is able to detect harmonic components of 
a given input. However, the existence of this amplitude control 
loop increases the complexity of the E-PLL. Moreover, it is 
worth to comment that, in some applications, amplitude is not 
a relevant information. For those applications, the unity vector 
of the output signal (ûo(t)) can be used, since it carries 
frequency and phase information. Then, this unity vector can 











































amplitude of a given power system. Thus, the output signal 
(uo(t)) is the fundamental component of the input signal (ui(t)). 
This can be useful in control algorithms of Active Power 
Filters [6][7] and DVRs [11]. 
The VCO block is constituted by a time integrator that 
generates a ramp varying from 0 to 2π rad. This ramp, with 
period equivalent to the tracked fundamental angular 
frequency (ωo), is fed to sine and cosine generators. The 
fundamental frequency tracking is performed by the LF block, 
which consists of a PI controller. The VCO block and the LF 
block are the cornerstones of the E-PLL circuit. 
B. The Single-Phase β-PLL 
The β-PLL shown in Fig. 3 is an adaptation for single-
phase power systems of the PLL presented in [29], initially 
proposed to three-phase systems. Its concepts are based on the 
instantaneous power theory (pq-theory) [38]. 
In this particular case, due to the use of a single-phase 
voltage or current as input, the transformation to -β 
coordinates is a fictitious one, where the input signal ui(t) 
corresponds to the α component (uiα’(t)), and the β component 
is generated by lagging the signal in 90° (uiβ’(t)). By creating a 
fictitious α-β frame for single-phase power systems is not an 
unidentified approach, as it can be seen in [5]. The 90º lagging 
signal can be obtained by analog or digital circuits. In a digital 
implementation, the delay can be easily implemented through 
the use of a First-In First-Out (FIFO) memory structure, with 
size of one fourth of the number of samples in a period of the 
input signal. This method is even simpler since LUT, or other 
approach, was not applied, resulting in a negligible processing 
time. However, if the frequency of the input signal presents 
several changes, this PLL produces a phase-angle error, once 
the applied delay to - components is different from 90º. 
This issue is analyzed in Section III, and reinforced through 
simulation and experimental results. 
The output of the sine block is the unity vector ûo(t), which 
has the same phase angle and frequency of the fundamental 
component of the input signal, ui(t), when the error signal, 
eβ(t), reaches the zero value. 
 
III. LINEAR MODEL OF THE PLLS 
As described in section II, both E-PLL and β-PLL 
schemes share similar LF and VCO structures, represented in 
Fig. 4. 
The output of the PI controller corresponds to the 
fundamental angular frequency of the system voltage (in 
rad/s), and it is also the input of the VCO time integrator, 
which generates a resettable ramp from 0 to 2π rad. The PI 
controller is designed such that oscillating components, which 
may appear at the error signal, do not compromise its 
performance. It is worth to comment that some oscillating 
components that still remain at the tracked frequency (output 
of the PI controller) are also minimized when this signal is 
integrated. For the E-PLL, shown in Fig. 2, the input signal, 
ui(t), and the output signal, uo(t), are represented by the 
following equations: 
	 
;φtωsinU(t)u 11ii   (2) 
	 
.φtωsinU(t)u 22oo   (3) 
Assuming that the amplitude control loop has reached its 
steady-state condition, the amplitude values Ui and Uo are 




,φtωsinφtωsinUe(t) 2211   (4) 
where U is equal to Ui and Uo. The control signal e(t) 
corresponds to one of the inputs of the vector product, which 
constitutes the last stage of the PD block of the E-PLL. The 
other input is the unit vector, ûo(t), which corresponds to: 
	 
.φtωcos(t)û 22o   (5) 
The output of the PD block, which corresponds to the 



















U(t)u . (6) 
Expanding the internal products at equation (6), the control 





























U(t)u . (7) 
When the E-PLL is nearly locked at center angular frequency 
(i.e., 1  2  C), the control signal ue(t) is reduced to an 
average component plus oscillating components at 2, with 
the input voltage (ui(t)) only presenting a fundamental 
































U(t)u   . (8) 
Considering small phase-angle deviations, it is possible to 
assume the following conditions: 
sin(1 + 2) – sin(22) = 1 - 2 ; (9) 
sin(1 - 2) = 1 - 2 ; (10) 
cos(1 + 2) – cos(22) = 0 . (11) 
Based on the aforementioned conditions, and assuming that 
U is normalized to unity, the control signal ue(t) can be 
































Including the Loop Filter (LF) and the Voltage Controlled 
Oscillator (VCO), the linearized behavior of the E-PLL is 
described by the simplified block diagram shown in Fig. 5. 
It is worth to comment that when the E-PLL tracks correctly 
the phase angle of ui(t) (i.e., 1  2  ), both average and 
oscillating components, presented in (8), are reduced to zero. 
Thus, it can be verified that there is no residual oscillating 
component at ue(t) when the E-PLL reaches its steady-state 
condition. Such condition just occurs if ui(t) is composed only 
by a fundamental component, i.e., without harmonics. 
For the β-PLL illustrated in Fig. 3, the input voltage ui(t) 
is normalized to present a unitary amplitude. Therefore, ui’(t) 
and uiβ’(t) are represented by the following equations: 
	 
;φtωsin(t)'u 11iα   (13) 
	 
 	 
.φtωcos2π/φtωsin(t)'u 1111iβ   (14) 



















where sin(1t+1) and sin(2t+2) are internal control signals. 
Expanding the internal products at equation (15), the control 






























1(t)e   . (16) 
When the β-PLL is nearly locked at the center angular 
frequency (i.e., 1  2  C), the control signal eβ(t) is 
reduced to an average component, since the oscillating 
components at 2t are cancelled. Thus, the value of eβ(t) is 
given by: 
	 
21αβ φφsin(t)e  . (17) 
Finally, when the β-PLL tracks correctly the phase angle 
of ui(t) (i.e., 1  2  ), the control signal eβ(t) is reduced to 
zero and the PLL reaches its steady state condition. The signal 
e(t) is linearized considering small phase-angle deviations, 
and its linear representation is given by: 
	 
 .(S)φ(S)φ(S)E 21αβ   (18) 
In a similar way as the one applied to obtain the E-PLL 
linear model, the linearized behavior of the -PLL is 
described by the simplified block diagram shown in Fig. 6. It 
is relevant to note that these linear models can be employed 
just when the input signal is composed only by its 
fundamental component. The inclusion of linear models is to 
highlight the second-harmonic oscillating component when a 
transient occurs. In relation to the E-PLL, its linear model may 
be applied to analyze disturbances involving frequency or 
phase-angle deviations. On the other hand, the linear model of 
the -PLL only may be applied to analyze phase-angle 
deviations. For any other condition, all of the aforementioned 
mathematical treatment must be redone. Thus, to better 
understand the behavior of these synchronizing circuits, it is 
introduced, in sequence, a mathematical analysis of both PLL 
circuits under some power quality disturbances. 
A. Voltage Sags/Swells 
Considering this disturbance as a transient one, it is 
assumed as initial condition that both PLL circuits are 
synchronized with the input signal, such that: 
	 
11i0 φtωsinU(t)u(t)u  . (19) 
Now, when this transient event occurs, the input signal, 
ui(t), is equal to: 
	 
11i φtωsinK(t)u  . (20) 
In this condition, while the amplitude loop of the E-PLL 
does not reach this new amplitude value, it appears an 
oscillating component at 21t. Indeed, as it can be obtained 







  .φ2tω2cos1  
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Therefore, only when the average value becomes zero, the 
signal produced by the E-PLL is equal to K sin(1t + 1) and, 
as a consequence, the oscillating component at 21t is 
extinguished. 
On the other hand, the -PLL does not present any 
oscillating component when this disturbance occurs. It can 
easily be verified through the control signal e(t), which one, 

















Thus, in comparison with the E-PLL, it can be noted that 
the -PLL provides a better performance for active power 
conditioners when applied to compensate amplitude variations 
of the system voltage. 
B. Frequency Deviations 
Although there are very strict regulations for frequency 
deviations, this disturbance may occur in weak power systems 
as, for example, islanded electrical power systems. Based on 



































E-PLL is capable to track the frequency and phase angle of the 
input signal. However, for the -PLL circuit, illustrated on 
Fig. 3, the generated signals presents a phase angle error in 
comparison with the input signal. Indeed, when occurs a 
frequency deviation, the control signal uiβ’(t) is no more 90º 
delayed from ui’(t), as it should be. In this case, ui’(t) and 












33iα  (23) 
where 3 corresponds to the new angular frequency of the 
input signal. As a consequence, the control signal e(t) 
presents an oscillating component at 23, plus an average 
component different from the one presented in equation (17). 













Expanding the internal products at equation (24), the 











































  (25) 
In this case, when the β-PLL is nearly locked at the new 
angular frequency (i.e., 1  3), the control signal eβ(t) still 
presents oscillating and average components. These 

































  (26) 
Due to the use of the PI controller, together with an 
integrator, this oscillating component, observed at e(t), is 
minimized and, moreover, this average component is 
eliminated, which leads to: 
	 
 	 
 .φδφcosφφsin 1313   (27) 
Based on equation (27) it can be noted that 3 and 1 are 
equal only if  = 90º. Thus, in this case, the internal angular 
frequency presents a small ripple, leading to phase deviations 
of the output signal. In literature there are proposals to 
overcome this drawback as those introduced in [39] and [40] 
for instance, which consists in dynamically adjusting the 
number of samples per cycle in order to achieve a constant 90º 
delay at the fundamental frequency with the FIFO strategy. 
Nevertheless, in the great majority of power systems, where 
frequency deviations are very strict, the β-PLL with constant 
sampling frequency is still suitable to be used in control 
algorithms for active power conditioners. 
C. Harmonics 
Based on the aforementioned analysis, it may be noted that 
the introduction of harmonic components in the input signal 
results in oscillating components in ue(t) for the E-PLL, and 
also in eβ(t) for the β-PLL. However, considering that the 
fundamental component of ui(t) is usually substantially greater 
than the harmonic components, it is possible to ensure that 
both PLL circuits are suitable to correctly detect the angular 
frequency and phase angle of the fundamental component. On 
the other hand, it is important to note that, since these 
oscillating components may appear at the signals produced by 
the E-PLL and β-PLL, it is possible to reduce them by 
adjusting the internal PI parameters of these PLL circuits, but 
it results in a slower dynamic response. Hence, it is necessary 
to establish the best compromise between the dynamic 
response time and the harmonic distortion level of the output 
signal. 
IV. SIMULATION RESULTS 
In order to better observe the behavior of the E-PLL and 
β-PLL circuits under different operation conditions, 
including transient events, three different simulated test cases 
are introduced in this section. These simulations were 
performed using PSIM software. 
For the three test cases the internal PI parameters (kp and ki) 
of both PLL circuits are equal to 100 and 3,000, respectively, 
and the amplitude loop of the E-PLL presents an internal gain 
equal to 20. These parameters were obtained through offline 
simulations, considering the performance of both PLLs under 
a range involving different combinations of these internal 
parameters. Indeed, in situations, where it is not possible to 
predict the characteristic of the input signal, a feasible method 
to tune the PI parameters consists in submitting both PLL 
circuits to a range of different values. Basically, in this 
method, it must be established the characteristics of the input 
signal, as well as a desired condition of the produced signal. 
Thus, the employed constraint was a produced signal with a 
total harmonic distortion (THD) below 3%, considering an 
input signal with a THD over 70% (which corresponds to a 
distortion level only common for current signals). It is 
important to comment that, for all simulation results, the 
angular frequencies were normalized by a constant equal to 
200. This normalization was done to provide a better view of 
the angular frequencies together with the other control signals. 
In the first test case, the input signal (vi(t)) is composed only 
by a fundamental component. At time t = 2.005 s it is 
introduced a disturbance, such that the input signal presents its 
amplitude decreased by 50% (a voltage sag event). In this test 
case, the input signal is given by: 
vi(t) = sin (100   t )       (t < 2.000 s ) (28) 
vi(t) = 0.5sin (100   t)       (t ≥ 2.005 s ) 
Fig. 7 and Fig. 8 present the transient response of the two 
PLL schemes due to this disturbance. In Fig. 7 is illustrated 
the input signal (vi) together with the control signals tE_PLL, 
E_PLL and vE_PLL for the E-PLL during the time interval when 
this disturbance occurs. As expected, the control signal E_PLL 




amplitude is not reached. Due to the considered PI parameters, 
the E-PLL reaches its new steady-state condition only 162 ms 
after this disturbance occurs. In Fig. 8, is illustrated the input 
signal (vi) together with the control signals t_PLL, _PLL 
and v_PLL for the -PLL under the same conditions. The 
β-PLL presents a much faster response to this disturbance, 
and reaches its steady state condition in a time period equal to 
5.1 ms (approximately a quarter of a 50 Hz cycle). 
In the second test case, the input signal (vi) presents, at the 
time instant t = 1 s, a frequency deviation from 50 Hz to 
45 Hz. This 45 Hz frequency value was chosen because it 
corresponds to the lowest acceptable value of under frequency 
(usually caused by severe system overload) in 50 Hz electrical 
power systems, since for lower frequency values, power plants 
are removed from the power system [41]. Again, in this test 
case the input signal waveform is only composed by a 
fundamental component with unitary amplitude, which 
corresponds to: 
vi(t) = sin (100   t)   (t < 1.0 s) (29) 
vi(t) = sin (90   t)   (t ≥ 1.0 s) 
In Fig. 9 is illustrated the input signal (vi) and the angular 
frequency (in rad/s) determined from both synchronizing 
circuits, denominated as E_PLL and _PLL. As expected, 
when the disturbance occurs, the control signal E_PLL presents 
an oscillatory component at 2 while the new angular 
frequency is not reached, whereas _PLL remains with this 
oscillatory component permanently, since the input signal 
uiβ’(t) is no more 90º shifted from ui’(t). 
 
In Fig. 10 is illustrated the input signal (vi) together with the 
control signals tE_PLL, E_PLL and vE_PLL, with the E-PLL 
under steady-state condition. At this condition, the output 
(vE_PLL) and the input (vi) signals are tracked, with the angular 
frequency presenting an average value only. 
In Fig. 11 is showed the input signal (vi) together with the 
control signals t_PLL, _PLL and v_PLL, with the -PLL 
under steady-state condition. At this condition, the output 
(v_PLL) and the input (vi) signals present a phase-angle error 
equal to 3.3º, with the angular frequency presenting an 
average value plus an oscillating component at 2. It is 
important to comment that, even with the presence of this 
oscillating component at _PLL, the integrator located at the 
output of the PI controller acts as a low-pass filter, such that 
v-PLL presents a very low THD (less than 0.5%). 
 
In the third test case, it is imposed a disturbance such that 
the input signal (vi) presents different waveforms before and 
after the transient. Before the transient, the input signal 
presents a waveform similar to the current drained by a diode 
bridge rectifier with DC-load composed by a RC parallel 
circuit. This is a typical current waveform of many types of 
single-phase home and office nonlinear loads, which presents 
harmonics of various orders, especially 3rd order harmonics. 
The signal used in this test case presents a THD of 73%, and 
its fundamental component (vi1(t)) is given by: 
 
Fig. 9.  Angular frequencies (E-PLL and -PLL) for both PLLs tracking an 
input signal (vi) with a frequency drop from 50 Hz to 45 Hz (second test case). 
 
 
Fig. 10.  Input signal (vi) and control signals tE-PLL, E-PLL and vE-PLL 
produced by the E-PLL in steady-state (second test case). 
 
 
Fig. 11.  Input signal (vi) and control signals t-PLL, -PLL and v-PLL 
produced by the -PLL in steady-state (second test case). 
 
 
Fig. 7.  Input signal (vi) and control signals tE_PLL, E_PLL and vE_PLL 
produced by the E-PLL in response to a voltage sag (first test case). 
 
 
Fig. 8.  Input signal (vi) and control signals t_PLL, _PLL and v_PLL 





vi1(t) = 0.5sin (100   t – 21.5°)   (t < 1.0 s) (30)
In Fig. 12 is illustrated the input signal (vi) together with the 
control signals tE_PLL, E_PLL and vE_PLL, at the time period 
before the occurrence of this disturbance. Due to the harmonic 
components in the input signal, the angular frequency E_PLL is 
composed by average plus oscillating components. 
Nevertheless, as already observed in Fig. 2, the E-PLL 
presents an integrator at the output of the PI controller which 
can be considered as a low pass filter, and as a consequence, 
the THD of vE_PLL is minimized to 2.7%. 
In Fig. 13 is showed the input signal (vi) together with the 
control signals t_PLL, _PLL and v_PLL, at the time period 
before the waveform modification. In this case, the angular 
frequency _PLL is also composed by average and oscillating 
components. However, in comparison with E-PLL, the 
oscillating components in -PLL are lower, and as a 
consequence, the THD observed at v-PLL corresponds to only 
1.3%. Thus, in this third test case, it can be concluded that the 
-PLL is less sensitive to harmonic distortion in comparison 
with the E-PLL. 
 
As it can be noted in Fig. 14 and Fig. 15, at the time instant 
t = 1.0 s the waveform of the input signal is modified, such 
that its THD is reduced from 73% to 28%, presenting a 
fundamental component equal to: 
vi1(t) = 0.8sin (100   t + 10.4°)   (t ≥ 1.0 s) (31) 
According to the waveforms illustrated in Fig. 14, after the 
time transient when the input signal has its waveform 
modified, the E-PLL takes almost 5 cycles to track the new 
fundamental component. After this time interval, the output 
signal (vE_PLL) is tracked with the fundamental component of 
the input signal (vi_fund), presenting a THD equal to 1.7%. An 
alternative to reduce this time interval consists in increasing 
the gain considered in the amplitude loop, which can be made 
if it is acceptable to have a higher harmonic distortion at 
vE_PLL. 
The last simulation result is shown in Fig. 15, with the 
-PLL being submitted to this same disturbance. Based on 
the control signal -PLL, it takes approximately 2 cycles of 
v-PLL to be synchronized with vi_fund, presenting a THD equal 
to 1.3%. Based on this third test case, it can be considered that 
the -PLL is more suitable to be employed in active power 
conditioners to provide dynamic compensation. Fig. 16 shows 
the -PLL phase-angle for different frequency deviations from 
50 Hz to 45 Hz with increments of 0.5 Hz. 
 
 
V. EXPERIMENTAL RESULTS 
In order to obtain useful experimental results to assess the 
performance of both E-PLL and β-PLL algorithms, 






















Fig. 14.  E-PLL control signals tE-PLL, E-PLL and vE-PLL when the waveform of 























Fig. 15.  -PLL control signals t-PLL, -PLL and v-PLL when the 
waveform of the input signal (vi) is modified (third test case). 
 
Fig. 16.  -PLL phase-angle for different frequency deviations from 50 Hz to 






















Fig. 12.  E-PLL control signals tE-PLL, E-PLL and vE-PLL before the waveform 
modification of the input signal (vi) (third test case).
 



















Fig. 13.  -PLL control signals t-PLL, -PLL and v-PLL before the 





input signal, a personal computer was used to store a look-up 
table with data points achieved from the simulation software. 
These values were transmitted at a constant rate of 100 kSPS 
to a 16 bits D/A (Digital to Analog) converter of a data 
acquisition board NI PCI-6229 from National Instruments. 
The conversion result was then fed to the internal A/D 
(Analog to Digital) converter of a DSP TMS320F28335 from 
Texas Instruments, where the PLL algorithms were 
implemented. The DSP was connected to a 4 channel 12 bits 
D/A, allowing real time analysis with the capture of the PLL 
waveforms using a digital scope. This implementation allows 
subjecting both PLLs to voltage sags, phase shifts, frequency 
deviations, and also to distorted signals, similar to the ones 
applied in the simulation analyses. All the calculations of the 
PLL algorithms, implemented in the DSP, are done based on 
the IEEE 32 bits floating point format. Using this hardware-
setup where implemented three test cases similar to those 
observed in the simulation results. 
 
The experimental results involving the first test case are 
presented in Fig. 17 and Fig. 18. In Fig. 17 is illustrated the 
input signal (vi) together with the control signals tE_PLL, 
E_PLL and vE_PLL for the E-PLL during the time interval in 
which a sag occurs. As expected, when the disturbance occurs, 
the control signal E-PLL presents an oscillatory component at 
2, while the new amplitude is not reached. In Fig. 18 is 
illustrated the input signal (vi) together with the control signals 
t_PLL, _PLL and v_PLL for the -PLL under the same 
conditions. As expected, and previously observed through the 
simulation results, the β-PLL responds quickly to the 









Fig. 17  Input signal (vi) and control signals tE PLL, E PLL and vE PLL 







Fig. 18  Input signal (vi) and control signals t PLL,  PLL and vab PLL 





The responses of both PLL circuits considering a frequency 
deviation disturbance (second test case) are presented in 
Fig. 19, Fig. 20 and Fig. 21. In Fig. 19 is shown the angular 
frequency of both PLL circuits at the time transient when the 
input signal presents a frequency drop from 50 Hz to 45 Hz. 
As already observed in Fig. 9, the control signal E_PLL 
presents an oscillatory component at 2 while the new angular 
frequency is not reached and, on the other hand, _PLL 
remains with this oscillatory component at 2, once the input 
signals of the -PLL are no more 90º shifted from each 
other. 
The remaining results of this second test case are shown in 
Fig. 20, and Fig. 21, respectively, for the E-PLL and β-PLL 
circuits under steady-state condition. At this condition, the 
output signal produced by the E-PLL (vE_PLL) is synchronized 
with the input signal (vi), whereas the output signal produced 
by the -PLL (vE_PLL) is 4º delayed from vi. In this test case, 
both output signals produced by these PLL circuits present 
low THD (less than 0.5%). From these results, it can be 
concluded that in weak power systems, where considerable 
frequency deviations may occur, the E-PLL is more suitable to 
be used in comparison with the -PLL. 
 
The experimental results illustrated in Fig. 22 and Fig. 23 
correspond to the third test case, where the waveform of the 
input signal is abruptly modified. In conformity with the 
simulation results introduced in Fig. 14 and Fig. 15, the 
experimental results show that the -PLL presents a faster 
response in synchronizing with the input signal. The signals 
produced by both PLLs present a THD below 2%, as expected 





Φ = 10,4ºΦ = -21,5º
 
Fig. 22  E-PLL control signals tE-PLL, E-PLL and vE-PLL when the waveform of 






Φ = 10,4ºΦ = -21,5º
 
Fig. 23  -PLL control signals t-PLL, -PLL and v-PLL when the 







Fig. 19.  Angular frequencies (E-PLL and -PLL) for both PLLs tracking an 
input signal (vi) with a frequency drop from 50 Hz to 45 Hz (second test case). 
 
 
Fig. 20.  Input signal (vi) and control signals tE-PLL, E-PLL and vE-PLL 








Fig. 21.  Input signal (vi) and control signals t-PLL, -PLL and v-PLL 





VI. RESULTS SUMMARY 
In this paper the E-PLL and -PLL synchronizing circuits 
for single-phase power systems were assessed in three 
different test cases. The simulation and experimental results, 
obtained from these tests, are summarized in the next tables.  
Table I presents a summary of the obtained results from the 
first test case, where the input signal of the E-PLL and 
-PLL schemes experience a 50% sag (i.e., the amplitude of 
the input signal suffers an abrupt drop to 50% of its nominal 
value). In the first row are presented the steady-state results 
for both PLL schemes in response to a unitary amplitude 
50 Hz sinusoidal signal, which corresponds to the center 
frequency of the PLLs. Based on the obtained results, it is 
possible to observe that both PLLs perfectly track the input 
signal. The phase error of the two PLLs is almost zero, and the 
output signal is almost a perfect sine wave, presenting a very-
low THD (close to 0.4%). The second row summarizes the 
behavior of the PLLs in response to a disturbance in the input 
signal, which corresponds to an amplitude drop to 50% of the 
nominal value. In this test case, the -PLL takes 5.1 ms to 
reach the steady-state again, whereas the E-PLL takes 162 ms. 
The maximum errors in terms of frequency and phase, during 
the transient are very similar for both PLLs. According to the 
results shown in the third row, which summarizes the steady-
state response of the PLLs to the input signal with 50% of the 
nominal amplitude, it is possible to conclude that both PLLs 
correctly track the input signal, producing an output signal 
with a very low THD, and without phase error. 
Table II presents a summary of the obtained results from the 
second test case, where the input signal of the E-PLL and 
 -PLL schemes experience an abrupt frequency deviation. 
In the first row are presented the steady-state results for both 
PLLs in response to a 50 Hz sinusoidal signal with unitary 
amplitude, and as expected, the obtained results were the same 
of the previous test under the same conditions (first row of 
Table I). The second row condenses the behavior of the PLLs 
in response to a frequency drop from 50 Hz to 45 Hz. The 
E-PLL takes 115 ms to be synchronized with the input signal, 
whereas the  -PLL takes 94 ms. Also the maximum errors 
in terms of frequency and phase, during the transient, are 
slightly better to the -PLL than to the E-PLL. In the third 
row, it is shown the steady-state response of the PLLs to a 
45 Hz sinusoidal signal. In this case, the E-PLL perfectly 
tracks the input signal, whereas the -PLL presents a peak-
to-peak phase error of 2º and an average phase error of -4º. 
The output signals, for both PLLs, present a small THD (lower 
than 0.5%). 
Table III summarizes the results obtained in the third test 
case, where the E-PLL and -PLL synchronizing circuits are 
submitted to highly distorted input signals, which correspond 
to typical current signals observed in single-phase loads. The 
first row of this table presents the steady-state response of 
these PLL circuits to a highly distorted signal, with a THD of 
73%. Both PLLs correctly track the fundamental component 
of the input signal, with the -PLL presenting better results. 
The peak-to-peak phase error and the THD of the output 
signal are smaller for the -PLL than for the E-PLL, 
showing that the -PLL is more immune to harmonics. The 
results presented in the second row refer to an abrupt change 
in the waveform of the input signal. The phase of the 
fundamental component of the input signal changes from 
-21.5º to 10º. It is observed that the -PLL converges a little 
faster than the E-PLL. Finally, the third row presents the 
steady-state response of both PLLs considering an input signal 
with a THD of 29%. It is possible to note that both PLLs 
properly track the fundamental of the input signal, however 
with the -PLL presenting better results, again. 
 
It is important to highlight that, for these three test cases, 
the internal PI parameters of the E-PLL and -PLL were 
kept constant (kp = 100 and ki = 3,000), and were selected to a 
middle term between response time and tolerance to high 
TABLE I 
SUMMARY RESULTS: SINUSOIDAL SIGNAL AND 50% SAG 
FIRST TEST CASE E-PLL β-PLL 
Sinusoidal signal  
100% amplitude  
(Steady-state) 
Peak-to-peak phase error  0º 0º 
Average phase error 0º 0º 
THD of the output signal 0.4% 0.4% 
Amplitude drop 
from 100% to 50% 
(Transient) 
Settling time 162 ms 5.1 ms 
Maximum frequency 
during the transient 
54 Hz 54 Hz 
Maximum phase error 





Peak-to-peak phase error  0º 0º  
Average phase error  0º 0º 
THD of the output signal 0.4% 0.4% 
 
TABLE II 
SUMMARY RESULTS: SINUSOIDAL SIGNAL AND FREQUENCY DROP 
SECOND TEST CASE E-PLL β-PLL 
Sinusoidal signal  
at 50 Hz  
(Steady-state) 
Peak-to-peak phase error  0º 0º 
Average phase error 0º 0º 
THD of the output signal 0.4% 0.4% 
Frequency drop 
from 50 Hz to 45 Hz 
(Transient) 
Settling time 115 ms 94 ms 
Minimum frequency 
during the transient 
41 Hz 43 Hz 
Maximum phase error 
during the transient 
25º 18º 
Sinusoidal signal  
at 45 Hz  
(Steady-state) 
Peak-to-peak phase error  0º 2º  
Average phase error  0º -4º 





distortion in the input signal. Thus, the results presented in this 
paper for the E-PLL and -PLL cannot be fairly compared 
with other PLLs observed in the literature, since they were 
tuned to deal only with low distorted input signals. 
In Table IV are presented the necessary memory 
requirements to implement the E-PLL and -PLL 
synchronizing circuits in a DSP, indicating the variables types, 
size and quantity used in each algorithm. The platform used 
for these assessments was the TMS320F28335, a floating 
point 32-bit DSP. The input signal is sampled at a fixed rate of 
32 kS/s, which gives 640 conversions per electrical grid cycle, 
at 50 Hz. In the field of memory requirements, the β-PLL 
uses vaster resources due to the scheme used to create the 
signal uiβ’(t) lagged 90° from the input signal. This was made 
by saving 160 samples (corresponding to a quart of one grid 
cycle at 50 Hz), acquired by the A/D converter of the DSP, in 
a 16-bit integer array, which its 160 positions are used to 
generate the fictitious uiβ’(t). 
In order to compare the processing speed of the E-PLL and 
-PLL, it was used a procedure that consisted in setting a 
GPIO pin of the DSP at the beginning of the algorithm, and 
clearing it at the end of the algorithm, for both PLLs. It was 
measured a similar value of 1.4 μs of processing time for both 




This paper makes a comparison between two distinct PLL 
circuits for single-phase applications: the E-PLL, and a single-
phase PLL implemented in α-β coordinates modified for 
single-phase applications, the β-PLL. This comparison is 
reasoned in both simulation and experimental results, and by 
exploring the linear model of the PLLs through a 
mathematical analysis. 
It is shown, in section III, that the E-PLL and β-PLL 
present some differences in their linear models. Based on this 
analysis it was possible to note that the E-PLL presents a 
transient oscillatory component in 2, even when the input 
signal is only composed by a fundamental component. Such 
characteristic is not present in the β-PLL, as it is shown 
through mathematical analysis, and is reinforced through 
simulation and experimental results. 
Simulation and experimental results provide some insight 
about the functioning of these two PLLs, as well as some 
comparison basis. It was concluded that the β-PLL has a 
faster response to phase-shifts. Both PLLs present similar 
response to input signals with harmonic distortion. The 
β-PLL presents some error in frequency tracking due to the 
scheme used in the creation of the fictitious -β coordinates. 
Nevertheless, this problem may be overcome by a dynamic 
adjustment of the number of samples per grid cycle, as 
introduced in [39]. Considering that exist very restricting 
norms, as for example, the European norm EN 50160 [41], 
which present a very strict regulation about frequency 
deviations, this negative aspect observed at the β-PLL can be 
neglected. Indeed, frequency deviations over 1% are only 
acceptable in islander electrical grids. For all of the other 
disturbances applied to the input signal, the β-PLL presented 
a faster transient time interval to reach the steady-state 
condition, with the produced signal presenting a lower 
harmonic distortion in comparison with the one produced by 
E-PLL (see Table III).  
It is also presented an evaluation of the computational 
performance of these two PLLs, namely regarding memory 
requirements and processing times. Both PLLs present similar 
reduced processing times, however the β-PLL presents 
higher memory needs. 
In an overall analysis, it can be verified that the single-
phase β-PLL presents a good performance, showing low 
sensitive for most of the disturbances applied to the input 
signal, which makes it very attractive to single-phase Power 
Quality applications. 
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